Abstract-In this paper, we present a comprehensive framework from synthesis to implementation of active matched filters for UWB Impulse Radio. The method delays and sums UWB pulses coherently to strengthen the signal over white Gaussian noise. Theoretical analysis shows that the signal peak is maximized against noise, and an arbitrary transfer function could be realized by adjusting filter parameters. To verify the concept, a four-stage matched filter operating in 3-5 GHz with 360 degrees phase delay is demonstrated first. It is implemented in a commercial 2-µm GaAs HBT process and achieves a power gain of 13.8 dB with a 10 dB bandwidth of 1.3 GHz. Based on a similar architecture, another design is presented but with only half of the delay. It has a power gain of 15.9 dB and a 10 dB bandwidth of 2.3 GHz. An advantage of the proposed method is a precise control of the impulse response that can be matched to either symmetrical or asymmetrical UWB pulses by taking a time domain design approach.
INTRODUCTION
One of ultra-wideband impulse radio's (UWB-IR) most attractive and promising applications is real time location system (RTLS). With a bandwidth of several gigahertz and a data rate usually below a Megahertz, it offers the highest temporal resolution at possibly the lowest center frequency and power consumption. New exciting applications, such as asset management, industrial process control, supply chain management, security and personnel monitoring, could be achieved with better accuracy and, most importantly, in real time. Several commercial systems are available in the market [1] [2] [3] [4] and research activities in this area are summarized in [5] .
To co-exist with other narrowband technology, UWB signals are pseudo-randomly modulated and appear to be noise-like with a spectral density no greater than 50 nanoWatts/MHz. It is well known that a matched filter is the optimum estimator for time-of-arrival (TOA) in additive white Gaussian noise (AWGN) channel, in that it maximizes the output SNR and hence improves the ranging and positioning accuracy [6] . To improve the SNR of a UWB receiver, a matched filter could be used.
Despite the fact that many papers implemented matched filter in algorithm [6] [7] [8] [9] , reports of analog UWB matched filter are very limited. A few exceptions include: surface acoustic wave filter is used as an UWB matched filter in [10] . Reflection-mode transmission line can realize matched filtering as well [11] . In [12] , a Chebyshev filter with its transfer function similar to the input spectrum is used. A tapped Microstrip delay line matched filter with Wilkinson power combiner is reported in [13] . In this study, synthesis of UWB active matched filter based on tapped delay line structure is proposed. This paper expands on some preliminary results presented in [14] , with theory, synthesis method, design procedures, and analysis introduced in detail. To the author's best knowledge, this is the first paper in UWB-IR active matched filter with comprehensive descriptions.
PRINCIPLES OF OPERATION

Matched Filter in UWB-IR Pulses Detection
UWB waveform s i (t) is received and corrupted by a white noise n i (t), as in Figure 1 . In a precision UWB localization system, one wishes to determine the presence of such pulses at certain time t = t 1 when the amplitude is getting considerably greater. The accuracy in estimating t 1 determines the overall positioning accuracy.
To maximize the signal while suppressing the noise as much as possible, one first thought is to have a rectangular shape bandpass filter (BPF), with maximal transmission in the passband and minimal transmission in the stopband. Whether feasible or not to realize such a filter, one question pertaining to the design of such a filter is the choice of the bandwidth (B F ). UWB-IR signal usually has a non-flat spectrum with a bandwidth in gigahertz range. It will be shown that, in case of a BPF, there indeed exists an optimal B F that maximizes the signal to noise ratio (SNR).
Unlike a bandpass filter that has a rectangular shape response, a matched filter has a transfer function that is the complex conjugate of the spectrum of the input signal, or H(f ) = S * (f ). Such a response could maximize the transmission at frequencies where the signal is large compared to the noise, and minimize the transmission when the signal is small compared to noise. Therefore it strengthens the signal against white noise and is often regarded as the optimal filter to maximize the SNR.
To quantitatively understand why a matched filter is the optimal filter in maximizing SNR when compared with a bandpass filters, calculations were done in MATLAB to evaluate its signal and noise performance. One should note that the input UWB waveform is taken from our previous work [15] .
As a linear filter, output from a matched filter in Figure 1 can be decomposed into output signal s o (t), due to input signal s i (t) only, and output noise n o (t), due to input noise n i (t) only. For the signal s i (t), the output is
Similarly for the input noise n i (t), the output is
For simplicity, we assume a perfect synchronization and sample at t = t 1 . A UWB matched filter intends to maximize the magnitude of detected pulses at t = t 1 against the noise at that instant. The output Figure 1 . Scenario pertaining to the maximization of signal-to-noise ratio.
signal-to-noise ratio is defined accordingly as
To provide a benchmark, three types of classic analogue bandpass filters (BPFs), Butterworth, Chebyshev and elliptical, are synthesized with transfer functions expressed in poles and zeros, or
A bandwidth (B F ) of 2 GHz at the center frequency 4 GHz is chosen for the BPFs, which corresponds to the 10 dB bandwidth of our UWB waveform. Figure 2 compares transfer functions of the matched filter with the BPFs. It is obvious a matched filter has the distinct feature of resembling the input signal spectrum while BPFs try to achieve a brick wall-like passband.
With (1)- (4), the output SNR of the matched filter are normalized and compared with BPFs in Figure 3 at 2 GHz. Butterworth filter, with a slower roll-off, has surprisingly achieved a better SNR than Chebyshev or elliptical filters. If B F is reduced to 1.3 GHz which is the optimal in SNR but with slight signal distortion, a matched filter is still better off than the BPFs.
Compared with BPFs with any B F , matched filter indicates a better SNR o . Therefore it can be concluded that a matched filter is the optimal filter in maximizing SNR in UWB pulses detections. The advantages of a matched filter also include: 1. in case of in-band narrow band interference, a matched filter is still able to improve its signal-tointerference ratio while other methods are incapable of; 2. in case of an asymmetrical UWB pulse shape in the time domain, its matched filter can be easily synthesized in the time domain while frequency domain synthesis are more difficult.
Synthesis of Arbitrary UWB-IR Matched Filter
Synthesis of a matched filter was discussed in the classic work by Turin using tapped delay line structures [16] . The block diagram is shown in Figure 4 . The response of such a filter depends on the choice of three parameters, which are delay D 1 , filter coefficient a k , and band limiting filter F (jω). Its transfer function is given by
By adjusting the delay D 1 , we are able to arrange the signals to be added up in phase. In the meanwhile, the white Gaussian noise at the input is added up non-coherently. In the ideal case where a noisefree N -tap matched filter is assumed, the signal increases √ N times faster than the root-mean-squared (rms) of the noise. By adjusting the number of stages N and filter coefficients a k , filter bandwidth and out of band shape can be changed. One should note there is also a transmission peak for every 2π off the center frequency. Therefore a simple low-order band-pass filter could be used for F (jω) to reject harmonics. In Figure 5 (a), matched filters at different centre frequency are plotted using this method. Non-uniform waveforms, such asymmetrical envelop or frequency chirped pulses are not rare in a UWB-IR system. In Figure 5 (b), impulse responses for such pulses are synthesized and plotted. In the following sections, UWB matched filters will be presented using the proposed method.
FOUR STAGES MATCHED FILTER
Circuit Design and Analysis
A straightforward way to synthesize a match filter is to let D 1 equal to 360 degrees at the center frequency, a k with the same sign and value and F (jω) be bandpass. A circuit to realize the proposed diagram is shown in Figure 6 . It consists of two parts: input stage and gain stage. The input section is a combination of artificial line and transmission line. Constant-k sections (L B , C B ) absorb the intrinsic base-emitter capacitance (C be ) and forms an artificial transmission line. An off-chip delay line is inserted between the constant-k sections for the delay.
It is our interest here to find the voltage and its phase at each stage where it is tapped, or V k (k = 1 to 4) in Figure 6 . A single section of a simplified small signal model is shown in Figure 7 , where R be is the total base resistance. A reasonable assumption we made is the reflection can be neglected if the characteristic impedance of artificial transmission line (Z k ) and transmission line (Z 0 ) is matched and terminated by R B , or
It gives a good estimation below the cut-off frequency and better accuracy can be achieved later on through the simulator.
At the k-th stage, V k is related to the input voltage V in through the propagation constant γ k , or
where γ k = (2k − 1)/2γ 1 + (k − 1)γ 2 , γ 1 and γ 2 are the propagation constant of the constant-k section and transmission line respectively. For γ 1 , γ 1 = α 1 + jβ 1 (8) where α 1 , with a real part in the equation, contributes to the attenuation and β 1 , being the imaginary part, is the phase delay. With image impedance method, β 1 and α 1 can be expressed as
where
Since α 2 is a parameter highly dependent on the substrate and its contribution is less significant than α 1 , it is neglected in the analysis.
With (9) and (12), to have a phase delay of 360 degrees at the center frequency between two consecutive stages, we need
There are only two unknown variables in (13) , which are the cutoff frequency ω c and delay line length l. The cut-off frequency should be relatively far from the operation frequency (3-5 GHz) and an initial value is assumed (15 GHz). Based on this, L B , C B and l could be found accordingly.
There are two purposes in the gain stage: firstly, the gain stage sets the filter coefficient at each tap and compensates for the losses due to the input stage; secondly, the gain stage converts the voltages tapped into currents and combines them at the output. In this design, cascoded HBT transistors (Q 1 and Q 2 ) are used as the gain stage. With equal filter coefficients, gm is increased in the latter stages to compensate losses from previous stages. By combining all currents from gain stages, the output voltage is given by
C be , R be and gm in the equation is extracted from the vendor's VBIC large signal model. The analysis will be verified with simulation and measurement in the following text.
Co-simulation of Delay Line and Circuits
The delay line is implemented as stripline on a multi-layer PCB board. Its layout and layer stackup is shown in Figure 8 . The delaylines are highlighted in blue with a length of 33 mm each. The complexity in the chip-PCB interface leads to some design difficulties including: 1. Parasitic coupling and inductance from PCB traces; 2. Accurate prediction of bonding wire inductance. EM and circuit co-simulation is used to take these into considerations [17] . The simulated return loss (S 11 ) of Figure 6 is plotted in Figure 9 with bonding wire length varied from 0.5 mm to 1.5 mm. The figure shows a bonding wire of 0.75 mm gives the best overall impedance matching. The reflection is significant when the wire is below 0.5 mm or above 1 mm.
To assess the loss when the delay line is loaded by the HBTs, insertion loss between input and base terminating resistor (R B ) is simulated and plotted in Figure 10 . The minimal insertion loss is 2 dB at 4 GHz with a bonding wire of 0.75 mm. The loss reduces to 0.8 dB without the HBT, which verifies that constant-k section dominates the loss over the transmission lines.
To better understand the principles of the proposed matched filter, simulated output current i 1 − i 4 ( Figure 6 ) are plotted in Figure 11 . Current from each stage is delayed by 360 • to be coherent while noise is random and non-coherent. Once combined, the signal is amplified more than the noise.
An analog matched filter should have a transfer function similar to the input waveform spectrum and a noise figure of a LNA. One of the major noise contributors is the base line terminating resistor R B . A larger R B (> 50 Ohm) reduces the overall noise, but at the Simulated noise figure and S 11 at different R B .
expense of impedance mismatch. The trade-off between noise figure and S 11 between 3-5 GHz as a function of R B is plotted in Figure 12 . The figure indicates that increasing R B to 100 Ohm reduces the noise figure to 3.6 dB with an acceptable S 11 . Figure 13 shows the microphotograph of the designed chip with an area of 1 mm×1 mm. The chip is fabricated in a commercial 2-µm GaAs HBT process with a cut-off frequency f T of 33 GHz. The chip is wire bonded to the PCB and measured using SMA connectors.
Measurement
It is biased from 3.3 V supply and consumes 12.1 mA current. The S-Parameters are measured using an Agilent N5244A PNA and plotted in Figures 14 and 15 . The measured power gain (S 21 ) matches well with EM simulation. It has a peak gain of 13.8 dB at 4 GHz. The gain rolls off as frequency increases or decreases from the center frequency, and transmission zeros occurs every 1 GHz. The calculated gain using (14) is plotted in the same figure. Good agreement is achieved between Figure 13 . Microphotograph of the fabricated chip wire bonded to PCB. The chip size is 1 mm × 1 mm. Figure 14 .
Measured (solid line) and simulated (dotted line) |S 11 | and |S 21 | of the four stages matched filter. The calculated |S 21 | is also plotted in dashed line. Table 1 . Parameters for the calculation of gain.
ε eff = 3.38 gm k = 0.1, 0.103, 0.105, 0.108 our theory, simulation and measurement. All the parameters used to calculate the gain is listed in Table 1 . The measured input return loss (S 11 ) is better than −10.9 dB and output return loss (S 22 ) is better than −12.2 dB from 3-5 GHz. The reverse isolation (S 12 ) is smaller than −28 dB.
Noise figure (NF) is measured using a HP 8970B noise meter and plotted in Figure 16 . It has a NF of 4.2 dB at the center frequency of 4 GHz, slightly higher than the simulated value of 3.7 dB. The NF increases when frequency is away from 4 GHz, due to a reduced gain. Linearity was evaluated using input 1-dB compression point (IP 1 dB ) instead of third-order intercept point (IIP3) as IR-UWB is occupying a single band instead of hopping between different channels. The measured input IP 1 dB is −3.1 dBm at 4 GHz. 
FIVE STAGES MATCHED FILTER
Circuit Design, Analysis and Simulation
In the last section, one full cycle delay line at 4 GHz is used. The delay line introduces losses as well as noise, and its length should be minimized. Tapping an arbitrary delay, e.g., 45 degrees, could actually be compensated by the gain stages (with 315 degrees phase shift in this case) and still maintain the coherency. Since a transistor can be either inverting or non-inverting, a delay of 180 degrees is used between input stage and the remaining 180 degrees will be from the gain stage. Other filter parameters remain similar to the previous design.
Circuit implementation of the desired function is shown in Figure 17 . Differences from the previous design include: 1. Delay line length l is reduced by half; 2. inverting and non-inverting amplifiers are alternating. Transistors (Q 1 and Q 2 ) are cascoded to form the inverting amplifier with a transconductance gm − ≈ −gm Q1 . Two current-reuse common emitter stages (Q 3 and Q 4 ) are cascaded to achieve a positive amplification. Capacitor C 3 provides the AC ground to the emitter of Q 4 and R 5 provides the DC path. Its transconductance is given by
Equations (6)- (13) from the previous section could be reused to calculate the gain. By combining all currents from the gain stages, the voltage gain is given by where
The analysis will be verified with simulation and measurement in the following text. EM and circuit co-simulation is similar to the last section and will not be discussed here.
Output currents i 1 − i 5 ( Figure 17 ) are simulated and plotted in Figure 18 . Current from each stage is delayed by 180 • and flipped to be coherent. This is distinct from the last section where each tap is separated by a full cycle. It is important to equalize the magnitude of currents at each tap. The gain of a cascaded stage is normally much higher than a cascoded stage. To let gm − = gm + , (16) can be simplified to gm + ≈ gm Q3 gm Q4 R C for a first order analysis. Reducing the tansconductance of Q 3 and Q 4 by lowering the bias current could equalize the tap gain. However the base resistance and loss will increase accordingly. In the final design, the non-inverting stage is biased at half the current of the inverting stage and R in (16) is adjusted accordingly for equal tap gain. Figure 19 shows the microphotograph of the designed chip wire bonded to a PCB. The chip size is 1 mm × 2 mm and is biased from a 3.3 V supply at 15.3 mA current.
Measurement and Discussion
The measured S-Parameters are plotted in Figures 20 and 21 . The measured S 21 agrees well with simulation and has a peak gain of 15.9 dB at 4 GHz. Compared with the four stages matched filter, its transfer function has transmission zeros which are separated further with a wider bandwidth. The calculated transfer function in (17) showed good agreement in Figure 20 as well. Values of all the parameters used in the calculation are listed in Table 2 . The measured input return loss (S 11 ) is better than −9 dB and output return loss (S 22 ) is better than −11.4 dB from 3-5 GHz. The reverse isolation (S 12 ) is smaller than −31.5 dB. The noise figure is measured using a HP 8970B noise meter and plotted in Figure 22 . It has a noise figure of 4.5 dB at the centre frequency of 4 GHz. Comparing with the previous section, the noise figure is slightly higher since five stages are used. The measured input 1-dB compression point (IP 1 dB ) is −15 dBm. The IP 1 dB is lower than the previous design, due to a lower bias current in the non-inverting stages.
A photograph of both designs with test boards is shown in Figure 23 . Since the delay line is reduced by half, the five stages matched filter takes only 40% of the overall size as compared with the four stages design.
CONCLUSION
A novel matched filter synthesis suitable for UWB-IR has been introduced in this paper. It is based on a tapped delay line structure, which delays and sums UWB-IR pulses coherently to achieve a positive gain over the white noise. Two different matched filters are implemented in a low cost 2-µm GaAs HBT process and our concept is verified through experiment. It is worth mentioning that this tapped delay line structure is used in our previous work to generate the UWB signals as well [16, 18] . Similarity between the input signal and the matched filter could be maximized using this approach.
